Author:
Kao Chi-Chou,Lin Yi-Ciang
Funder
National Science Council Taiwan
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modeling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference14 articles.
1. Martin, M. K., Hill, M. D., & Wood, D. A. (2003). Token coherence: Decoupling performance and correctness. Proceedings. International Symposium on Computer Architecture (ISCA) (pp. 182–193).
2. Nilsson, J., Landin, A., & Stenstrom, P. (2003). The coherence predictor cache: A resource-efficient and accurate coherence prediction infrastructure. Proceedings. International on Parallel and Distributed Processing Symposium (IPDPS) (pp. 10–17).
3. Ekman, M., Dahlgren, F., & Stenstrom, P. (2002). TLB and snoop energy reduction using virtual caches in low-power chip-microprocessors. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED) (pp. 243–246).
4. Loghi, M., Letis, M., Benini, L., & Poncino, M. (2005). Exploring the energy efficiency of cache coherence protocols in single-chip multi-processors. Proceedings of ACM Great Lake Symposium on VLSI (GLSVLSI) (pp. 276–281).
5. Moshovos, A. (2005). Regionscout: Exploiting coarse grain sharing in snoop-based coherence. Proceedings. International Symposium on Computer Architecture (ISCA) (pp. 234–245).