Modeling and Analysis of FPGA Accelerators for Real-Time Streaming Video Processing in the Healthcare Domain-Reference-Cited by-同舟云学术

Modeling and Analysis of FPGA Accelerators for Real-Time Streaming Video Processing in the Healthcare Domain

Published:2018-10-31 Issue:1 Volume:91 Page:75-91
ISSN:1939-8018
Container-title:Journal of Signal Processing Systems
language:en
Short-container-title:J Sign Process Syst

Author:

van der Vlugt Steven^ORCID,Alizadeh Ara Hadi,de Jong Rob,Hendriks Martijn,Guerra Marin Ruben,Geilen Marc,Goswami Dip

Publisher

Springer Science and Business Media LLC

Subject

Hardware and Architecture,Modeling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering

Link

http://link.springer.com/article/10.1007/s11265-018-1414-3/fulltext.html

Reference27 articles.

1. ALMARVI. (2017). ALMARVI project website. http://www.almarvi.eu/ .

2. Altera. (2017). Intel FPGA SDK for OpenCL. https://www.altera.com/products/design-software/embedded-software-developers/opencl/overview.html .

3. Altera. (2017). Intel SoC device overview. https://www.altera.com/products/fpga/overview.html .

4. Andrade, H., Correll, J., Ekbal, A., Ghosal, A., Kim, D., Kornerup, J., Limaye, R., Prasad, A., Ravindran, K., Tran, T., et al. (2012). From streaming models to fpga implementations. In Proceedings of the Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA).

5. Ara, H.A., Behrouzian, A., Geilen, M., Hendriks, M., Goswami, D., Basten, T. (2016). Analysis and visualization of execution traces of dataflow applications. In 2016 2nd international workshop on Integrating Dataflow, Embedded computing and Architecture (IDEA), ESR-2017-01, IEEE (pp. 1–8).

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Automated Buffer Sizing of Dataflow Applications in a High-level Synthesis Workflow;ACM Transactions on Reconfigurable Technology and Systems;2024-01-27

2. Automated Clustering and Pipelining of Dataflow Actors for Controlled Scheduling Complexity;2023 31st European Signal Processing Conference (EUSIPCO);2023-09-04

3. Performance Analysis of SoC and Hardware Design Flow in Medical Image Processing Using Xilinx Zed Board FPGA;Proceedings of Second International Conference on Computing, Communications, and Cyber-Security;2021