Author:
Pontarelli Salvatore,Cardarilli Gian Carlo,Re Marco,Salsano Adelio
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modelling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference18 articles.
1. Allan, A., Edenfeld, D., Joyner, W., Kahng, A., Rodgers, M., & Zorian, Y. (2002). International technology roadmap for semiconductors, IEEE Computer, 35(1), 42–53.
2. Cosoroaba, A., & Rivoallon, F. (2006). Achieving higher system performance with the Virtex-5 family of FPGAs, Xilinx WP245 (Vol. 1).
3. Re, M., Nannarelli, A., Cardarilli, G. C., & Lojacono, R. (2001). FPGA Realization of RNS to binary signed conversion architecture. In 2001 IEEE international symposium on circuits and systems, Sydney, Australia, 6–9 May 2001.
4. Ramírez, J., Meyer-Bäse, U., Taylor, F. J., García, A., & Lloris-Ruíz, A. (2003). Design and implementation of high-performance RNS wavelet processors using custom IC technologies. The Journal of VLSI Signal Processing, 34(3), 227–237.
5. Ciet, M., Neve, M., Peeters, E., & Quisquater, J. J. (2003). Parallel fpga implementation of RSA with residue number systems—can side-channel threats be avoided? In: Proc. 46th IEEE international midwest symposium on circuits and systems MWSCAS 03, 27–30 Dec 2003 (Vol. 2, pp. 806–810).
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献