Algorithm and Architecture of Fully-Parallel Associative Memories Based on Sparse Clustered Networks-Reference-Cited by-同舟云学术

Algorithm and Architecture of Fully-Parallel Associative Memories Based on Sparse Clustered Networks

Published:2014-04-12 Issue:3 Volume:76 Page:235-247
ISSN:1939-8018
Container-title:Journal of Signal Processing Systems
language:en
Short-container-title:J Sign Process Syst

Author:

Jarollahi Hooman,Onizawa Naoya,Gripon Vincent,Gross Warren J.

Publisher

Springer Science and Business Media LLC

Subject

Hardware and Architecture,Modelling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering

Link

http://link.springer.com/content/pdf/10.1007/s11265-014-0886-z.pdf

Reference16 articles.

1. Agarwal, A., Hsu, S., Mathew, S., Anders, M., Kaul, H., Sheikh, F., Krishnamurthy, R. (2011). A 128x128b high-speed wide-AND match-line content addressable memory in 32nm CMOS. In 2011 Proceedings of the ESSCIRC (ESSCIRC) (pp. 83–86). doi: 1109/ESSCIRC.2011.6044920 .

2. Chang, YJ, & Lan, MF (2007). Two new techniques integrated for energy-efficient TLB design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(1), 13–23. doi: 1109/TVLSI.2006.887813 .

3. Chao, H. (2002). Next generation routers. Proceedings of the IEEE, 90(9), 1518–1558. doi: 1109/JPROC.2002.802001 .

4. Clark, L., & Chaudhary, V. (2010). Fast low power translation look aside buffers using hierarchical NAND match lines. In Proceedings of 2010 IEEE international symposium on circuits and systems (ISCAS) (pp. 3493–3496). doi: 1109/ISCAS.2010.5537832 .

5. Gripon, V., & Berrou, C. (2011). Sparse neural networks with large learning diversity. IEEE Transactions on Neural Networks, 22(7), 1087–1096. doi: 1109/TNN.2011.2146789 .

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. On Neural Associative Memory Structures: Storage and Retrieval of Sequences in a Chain of Tournaments;Neural Computation;2021-08-19

2. Sparse-Clustered Network with Selective Decoding for Internet Traffic Classification;2016 IEEE International Workshop on Signal Processing Systems (SiPS);2016-10

3. A Comparative Study of Sparse Associative Memories;Journal of Statistical Physics;2016-05-14

4. Hardware Implementation of Associative Memories Based on Multiple-Valued Sparse Clustered Networks;IEEE Journal on Emerging and Selected Topics in Circuits and Systems;2016-03

5. A Nonvolatile Associative Memory-Based Context-Driven Search Engine Using 90 nm CMOS/MTJ-Hybrid Logic-in-Memory Architecture;IEEE Journal on Emerging and Selected Topics in Circuits and Systems;2014-12