Abstract
AbstractOn the one hand, processors for hearing aids are highly specialized for audio processing, on the other hand they have to meet challenging hardware restrictions. This paper aims to provide an overview of the requirements, architectures, and implementations of these processors. Special attention is given to the increasingly common application-specific instruction-set processors (ASIPs). The main focus of this paper lies on hardware-related aspects such as the processor architecture, the interfaces, the application specific integrated circuit (ASIC) technology, and the operating conditions. The different hearing aid implementations are compared in terms of power consumption, silicon area, and computing performance for the algorithms used. Challenges for the design of future hearing aid processors are discussed based on current trends and developments.
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modelling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference74 articles.
1. Benesty, J., & Huang, Y. (2013). Adaptive signal processing: Applications to Real-World problems. Signals and communication technology. Berlin: Springer.
2. Berkeley Design Technology, Inc.: ON Semiconductor’s Hearing Aid SoCs: Distributed Performance That’s Easy on Batteries (2014). https://www.bdti.com/InsideDSP/2014/10/16/ONSemi.
3. Carbognani, F., Burgin, F., Henzen, L., Koch, H., Magdassian, H., Pedretti, C., Kaeslin, H., Felber, N., & Fichtner, W. (2005). A 0.67-mm2 45-μ w DSP VLSI implementation of an adaptive directional microphone for hearing aids. In Proceedings of the 2005 European conference on circuit theory and design, 2005. https://doi.org/10.1109/ECCTD.2005.1523080, (Vol. 3 pp. III/141–III/144).
4. Chang, K.C., Chen, Y.W., Kuo, Y.T., & Liu, C.W. (2012). A low power hearing aid computing platform using lightweight processing elements. In 2012 IEEE international symposium on Circuits and systems (ISCAS). https://doi.org/10.1109/ISCAS.2012.6271888 (pp. 2785–2788): IEEE.
5. Chen, C., & Chen, L. (2018). A 79-dB SNR 1.1-mW Fully Integrated Hearing Aid SoC. Circuits, Systems, and Signal Processing, pp. 1–17. https://doi.org/10.1007/s00034-018-1002-6018-.
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献