Author:
Tanskanen Jarno K.,Creutzburg Reiner,Niittylahti Jarkko T.
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Information Systems,Signal Processing
Reference41 articles.
1. J. Kneip, K. Rönner, and P. Pirsch, “A Data Path Array with Shared Memory as Core of a High Performance DSP,” in Proc. Int. Conf. Applicat. Specific Array Processors ‘94, San Francisco, CA, U.S.A., Aug. 22–24, 1994, pp. 271–282.
2. K. Rönner and J. Kneip, “Architecture and Applications of the HiPAR Video Signal Processor,” IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 1, 1996, pp. 56–66.
3. W. Hinrichs, J.P. Wittenburg, H. Lieske, H. Kloos, M. Ohmacht, and P. Pirsch, “A 1.3-GOPS Parallel DSP for High-Performance Image-Processing Applications,” IEEE Journal of Solid-State Circuits, vol. 35, no. 7, 2000, pp. 946–952.
4. Y.H. Hu (Ed.), Programmable Digital Signal Processors: Architecture, Programming, and Applications, Marcel Dekker, Inc., New York, NY, U.S.A., 2002.
5. Texas Instruments, Inc., TMS320C6000 CPU and Instruction Set Reference Guide, Oct. 2000.
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献