1. Joint Video Team (JVT) of ITU-T VCEG and ISO/IEC MPEG, Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification, ITU-T Rec. H.264 and ISO/IEC 14496–10 AVC, May 2003.
2. Joch, A., Kossentini, F., Schwarz, H., Wiegand, T., & Sullivan, G. J. (2002). Performance comparison of video coding standards using Lagragian coder control. Proc. IEEE Int. Conf. Image Proces, pp. 501–504.
3. Chen, T.-C., Chien, S.-Y., Huang, Y.-W., Tsai, C.-H., Chen, C.-Y., Chen, T.-W., & Chen, L.-G. (2006). Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. IEEE Transactions on Circuits and Systems for Video Technology, 16(6), 673–688.
4. Yap, S. Y., & McCanny, J. V. (2004). A VLSI architecture for variable block size video motion estimation. IEEE Transactions on Circuits and Systems II: Express Briefs, 51(7), 384–389.
5. Song, Y., Liu, Z.-Y., Ikenaga, T., & Goto, S. (2006). A VLSI architecture for variable block size motion estimation in H.264/AVC with low cost memory organization,” IEICE Transaction on Fundamentals of Electronics, Communications and Computer Sciences, ES89-A (12), 3594–3601.