1. Texas Instruments, “OMAP 3 Family Product Bulletin,” 2007. Available online: http://focus.ti.com/pdfs/wtbu/ti_omap3family.pdf .
2. Sony, “Cell Broadband Engine Architecture,” Version 1.01, 2006. Available online: http://cell.scei.co.jp/pdf/CBE_Architecture_v101.pdf .
3. Wang, X., & Ziavras, S. G. (2003). “Performance optimization of an FPGA-based configurable multiprocessor for matrix operations,” Proc. Field-Programmable Technology (FPT), pp. 303–306.
4. Borgio, S., Bosisio, D., Ferrandi, F., Monchiero, M., Santambrogio, M. D., Sciuto, D., et al. (2006).“Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA,” International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, pp. 107–114.
5. Benini, L., & De Micheli, G. (2002). Networks on chips: a new SoC paradigm. Computer, 35(1), 70–78.