1. H. Thapliyal, N. Ranganathan, S. Kotiyal, Design of testable reversible sequential circuits. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 21(7) (2013)
2. B. Raghu Kanth, B. Murali Krishna, M. Sridhar, V.G. Santhi Swaroop, A distinguish between reversible and conventional logic gates. Int. J. Eng. Res. Appl. (IJERA) 2(2), 148–151 (2012). ISSN: 2248–9622
3. H.R. Bhagyalakshmi, M.K. Venkatesha, An improved design of a multiplier using reversible logic gates. Int. J. Eng. Sci. Technol. 2(8), 3838–3845 (2010)
4. H. Thapliyal, N. Ranganathan, Cirucit for reversible quantum multiplier on binary tree optimizing ancilla and garbage bits. In: Proceedings of the 27th International Conference on VLSI Design, Mumbai, India, Jan 2014
5. A. Jamal, J.P. Prasad, Design of low power counters using reversible logic. Int. J. Innov. Res. Sci. Eng. Technol. 3(5) (2014). An ISO:3297:2007 Certified Organization