1. Hyein lee et al., (2010), “Pulse width allocation and clock skew Scheduling: Optimizing Sequential Circuits Based on Pulsed Latches”, IEEE Transaction on Computer aided design of integrated circuits and systems, vol 29, No 3, March.
2. Arto Rantala (2007) et al., “A DLL clock generator for a high speed A/D-converter with 1 ps jitter and skew calibrator with 1 ps precision in 0.35 μm CMOS”, Springer Science, Analog Integr Circ Sig Process, pp 69–79.
3. McCluskey EJ (1986) Logic design principles: with emphasis on testable semicustom circuits. Prentice Hall, Englewood Cliffs.
4. Li HH (2009) Cypress Semiconductor, USA, personal communication on LSSD.
5. Benini (1997) et al., “Clock Skew Optimization for Peak Current Reduction”, Springer, Journal of VLSI Signal Processing,, Kluwer Academic Publishers, pp 117–130.