1. [1] Mühlenbein, H.: Evolution in time and space - the parallel genetic algorithm. In Foundations of Genetic Algorithms, pp. 316–337. Morgan Kaufmann (1991).
2. [2] Shonkwiler, R.: Parallel genetic algorithm. In Proc. of the 5th International Conference on Genetic Algorithms, pp. 199–205 (1993).
3. [3] Pham, D., Asano, S., Bolliger, M., Day, M. N., Hofstee, H. P., Johns, C., Kahle, J., Kameyama, A, Keaty, J., Masubuchi, Y., Riley, M., Shippy, D., Stasiak, D., Suzuoki, M., Wang, M., Warnock, J., Weitzel, S., Wendel, D., Yamazaki, T., and Yazawa, K.: The design and implementation of a first-generation CELL processor. In 2005 IEEE International Solid- State Circuits Conference, vol. 1, pp. 184–592 (2005).
4. [4] Shiota, T., Kawasaki, K., Kawabe, Y., Shibamoto, W., Sato, A., Hashimoto, T., Hayakawa, F., Tago, S., Okano, H., Nakamura, Y., Miyake, H., Suga, A., and Takahashi, H.: A 51.2 gops 1.0 gb/sdma single-chip multi-processor integrating quadruple 8-way vliw processors. In 2005 IEEE International Solid-State Circuits Conference, vol. 1, pp. 194–593 (2005).
5. [5] Torii, S., et al.: A 600mips 120mw 70ua leakage triple-cpu mobile application processor chip. In the IEEE ISSCC Digest of Technical Papers, pp. 136–137 (2005).