Author:
Kansagara Kevin,Shravya K V,Sivanantham S
Reference17 articles.
1. Huriaux, C., Sentieys, O., Tessier, R.: FPGA architecture enhancements to support heterogeneous partially reconfigurable regions. In: IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 30–30, May (2014)
2. Adario, A., Roehe, E., Bampi, S.: Dynamically reconfigurable architecture for image processor applications. In: Design Automation Conference, 1999. 36th Proceedings, pp. 623–628 (1999)
3. Borkute, C., Deshmukh, A., Kharkar, C.: Dynamic partial reconfiguration in FPGAs for DSP applications. In: 4th International Conference on Emerging Trends in Engineering and Technology (ICETET), pp. 253–257, Nov 2011
4. Wu, L.-W., Tang, W.-X., Hsu, Y.: A novel architecture and routing algorithm for dynamic reconfigurable network-on-chip. In: IEEE 9th International Symposium on Parallel and Distributed Processing with Applications (ISPA), pp. 177–182 (2011)
5. Fiack, L., Miramond, B., Upegui, A., Vannel, F.: Dynamic parallel reconfiguration for self-adaptive hardware architectures. In: NASA/ESA Conference on Adaptive Hardware and Systems (AHS), pp. 218–224, July 2014