Author:
Palchaudhuri Ayan,Chakraborty Rajat Subhra
Reference14 articles.
1. Amira, A., Bensaali, F.: An FPGA based parameterisable system for matrix product implementation. In: IEEE Workshop on Signal Processing Systems (SiPS), pp. 75–79 (2002)
2. Amira, A., Bouridane, A., Milligan, P., Sage, P.: A high throughput FPGA implementation of a bit-level matrix product. In: IEEE Workshop on Signal Processing Systems (SiPS), pp. 356–364 (2000)
3. Brent, R.P., Kung, H.T.: A systolic algorithm for integer GCD computation. In: IEEE 7th Symposium on Computer Arithmetic (ARITH), pp. 118–125 (1985)
4. Hormigo, J., Caffarena, G., Oliver, J.P., Boemo, E.: Self-reconfigurable constant multiplier for FPGA. ACM Trans. Reconfigurable Technol. Syst. 6(3), 14.1–14.17 (2013)
5. Kumm, M., Moller, K., Zipf, P.: Dynamically reconfigurable FIR filter architectures with fast reconfiguration. In: 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), pp.1–8 (2013)