Author:
Gupta Ankur Kumar,Akashe Shyam
Reference14 articles.
1. Mano MM, Ciletti MD (2008) Digital design, 4th edn. New Delhi, India
2. Brown S, Vranesic Z (2012) Fundamentals of digital logic with verilog design, 2nd edn. New Delhi, pp 45, 382–405
3. Bhoj AN, Jha NK (2013) Design of logic gates and flip-flops in high performance FINFET technology. IEEE Trans VLSI Syst 21(11):1975–1988
4. Cheng LJ, Zhong YH (2003) A new low-power readout shift register for CMOS image sensors. In: IEEE proceedings on 5th international ASIC 2003, vol 2, pp 902–905
5. Geng D, Kang DH, Seok MJ, Mativenga M, Jang J (2012) High-speed and low-voltage-driven shift register with self-aligned Cplanar a-IGZO TFTs. IEEE Electron Device Lett 33(7):1012–1014
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献