1. K.E. Batcher, “Design of a Massively Parallel Processor,”IEEE Trans. on Computers, Vol. 29, pp. 836–840, 1980.
2. P. Bertin, D. Roncin, and J. Vuillemin, “Introduction to Programmable Active Memories,”Proc. of International Conference on Systolic Array Processors, pp. 301–309, 1989.
3. W.D. Hillis,The Connection Machine, Cambridge, MA: MIT Press, 1986.
4. J. Gray and T. Kean, “Configurable Hardware: A New Paradigm for Computation,”Advanced Research in VLSI, Proc. of the Decennial Caltech Conference on VLSI, pp. 1–17, 1989.
5. M.J. Irwin and R.M. Owens “A Micro-Grained VLSI Signal Processor,”ICASSP-92, pp. 641–644, 1992.