A NOVEL AGING MONITORING CIRCUIT-Reference-Cited by-同舟云学术

A NOVEL AGING MONITORING CIRCUIT

Published:2023 Issue: Volume: Page:
ISSN:
Container-title:Proceedings
language:
Short-container-title:

Author:

GHUKASYAN S.A.

Abstract

Year by year there are numerous new requirements set to the lifetime and reliability of integrated circuits (IC), particularly in medical spheres and automotive applications. Consistent with technology downscaling the device reliability issues are increasing, but the quality requirements become stronger. Nowadays the aging phenomenon is one of the critical issues in systems with longer lifetime. Therefore, the monitoring of aging and its consequence compensation have become one of the key parts for today’s ICs. A novel aging monitoring circuit is proposed in this paper. This new monitoring circuit monitors the aging degradation during lifetime of the IC and generates a binary co¬d¬e. This code is applied to the inputs of compensation circuits, which compensates the degrad¬ati¬on in the critical blocks throughout their lifetime. Monitoring circuit is realized with a 14 nm technology node and simulations proved the results’ validity.

Publisher

National Polytechnic University of Armenia

Subject

Economics and Econometrics,Energy Engineering and Power Technology,Fuel Technology,Renewable Energy, Sustainability and the Environment,Ophthalmology,Surgery

Reference13 articles.

1. Enabling CMOS Scaling Towards 3nm and Beyond / A. Mocuta, P. Weckx, P. Demuynck, et al // 2018 IEEE Symposium on VLSI Technology. - Honolulu, HI, USA, 2018. - P. 147-148, doi: 10.1109/VLSIT.2018.8510683.

2. Dealing with Aging and Yield in Scaled Technologies/ W. Ye, M.B. Alawieh, C.L. Hsu, et al // Embedded Systems. Springer, Cham. – 2021. – P. 409–429, https://doi.org/10.1007/978-3-030-52017-5_17

3. Impact of Mixed Negative Bias Temperature Instability and Hot Carrier Stress on MOSFET Characteristics-Part I: Experimental / B. Ullmann, M. Jech, K. Puschkars¬ky, et al // IEEE Transactions on Electron Devices. - Jan. 2019. - Vol. 66, no. 1. - P. 232-240, doi: 10.1109/TED.2018.2873419.

4. Impact of Mixed Negative Bias Temperature Instability and Hot Carrier Stress on MOSFET Characteristics—Part II: Theory / M. Jech, B. Ullmann, G. Rzepa, et al // IEEE Transactions on Electron Devices. - Jan. 2019. - Vol. 66, no. 1. - P. 241-248, doi: 10.1109/TED.2018.2873421.

5. Physics-Based Compact TDDB Models for Low-k BEOL Copper Interconnects With Time-Varying Voltage Stressing/ S. Peng, H. Zhou, T. Kim, et al // IEEE Transactions on Very Large Scale Integration (VLSI) Systems. - Feb. 2018. - Vol. 26, no. 2. - P. 239-248, doi: 10.1109/TVLSI.2017.2764880.