Advancement of Chip Stacking Architectures and Interconnect Technologies for Image Sensors

Author:

Lu Mei-Chien1

Affiliation:

1. Monte Rosa Technology, San Francisco Bay Area, CA

Abstract

Abstract Numerous technology breakthroughs have been made in image sensor development in the past two decades. Image sensors have evolved into a technology platform to support many applications. Their successful implementation in mobile devices has accelerated market demand and established a business platform to propel continuous innovation and performance improvement extending to surveillance, medical, and automotive industries. This overview briefs the general camera module and the crucial technology elements of chip stacking architectures and advanced interconnect technologies. This study will also examine the role of pixel electronics in determining the chip stacking architecture and interconnect technology of choice. It is conducted by examining a few examples of CMOS image sensors (CIS) for different functions such as visible light detection, single photon avalanche photodiode (SPAD) for low light detection, rolling shutter, and global shutter, and depth sensing and light detection and ranging (LiDAR). Performance attributes of different architectures of chip stacking are overviewed. Direct bonding followed by Via-last through silicon via (Via-last TSV) and hybrid bonding (HB) technologies are identified as newer and favorable chip-to-chip interconnect technologies for image sensor chip stacking. The state-of-the-art ultrahigh-density interconnect manufacturability is also highlighted.

Publisher

ASME International

Subject

Electrical and Electronic Engineering,Computer Science Applications,Mechanics of Materials,Electronic, Optical and Magnetic Materials

Reference73 articles.

1. Unprecedented Resolution in a Compact CMOS Sensor”, Cannon, accessed Apr. 21, 2020;Cannon,2020

2. Scaling CMOS Image Sensors,2020

3. Intelligent Image Sensor Chip With Three Dimensional Structure,1999

4. 3-D Heterogeneous Sensor System on a Chip for Defense and Security Applications,2004

Cited by 16 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. A Digital Approach to via Edge Roughness Characterization and Quantification;International Journal of Precision Engineering and Manufacturing-Smart Technology;2024-07-01

2. Backside Thinning Process Development for High-Density TSV in a 3-Layer Integration;2024 IEEE 74th Electronic Components and Technology Conference (ECTC);2024-05-28

3. Wafer-On-Wafer-On-Wafer (WoWoW) Integration Having Large-scale High Reliability Fine 1 μm Pitch Face-To-Back (F2B) Cu-Cu Connections and Fine 6 μm Pitch TSVs;2024 IEEE 74th Electronic Components and Technology Conference (ECTC);2024-05-28

4. Low Resistance and High Isolation HD TSV for 3-Layer CMOS Image Sensors;2024 IEEE 74th Electronic Components and Technology Conference (ECTC);2024-05-28

5. Integrated Thermal Management Strategies for 3D Chip Stacking with Through-Silicon Vias (TSV);2024 4th International Conference on Innovative Research in Applied Science, Engineering and Technology (IRASET);2024-05-16

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3