Affiliation:
1. The George W. Woodruff School of Mechanical Engineering, Georgia Institute of Technology, Atlanta, GA 30332-0405
2. Fellow ASME
Abstract
Adaptive reuse of archived parametric finite element analysis (FEA) models involves integration of new information into archived models to model similar new problems. Retrieval of relevant archived models and supporting documents from electronic repositories is difficult when a modeler is unable to describe information needs precisely in a query using keywords. The use of description logic (DL) concepts to describe archived models and build expandable classification hierarchies to facilitate retrieval is proposed and illustrated. A domain-independent retrieval algorithm based on the traversal of description logic concept hierarchies is introduced. The usefulness of the approach is asserted by showing that precise classifications of FEA models can be automatically computed from semantically rich representations in a fairly inexpressive DL using subsumption. The usefulness of subsumption hierarchies for efficient retrieval of FEA models illustrates the benefits of DL for their automated management.
Subject
Industrial and Manufacturing Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications,Software
Reference33 articles.
1. Riley, G.
, 2000, “Introduction to Flip Chip: What, Why, How,” Viewed on Jan. 7, 2005, http://www.flipchips.com/tutorial01.html
2. Solder Joint Fatigue Models: Review and Applicability to Chip Scale Packages;Lee;Microelectron. Reliab.
3. Development of Virtual Reliability Rethodology for Area-Array Devices Used in Implantable and Automotive Applications;Hanna;IEEE Trans. Compon. Packag. Technol.
4. Flip Chip on Board Solder Joint Reliability Analysis Using 2-D and 3-D FEA Models;Pang;IEEE Trans. Adv. Packag.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献