1. Lim, T. B., 1989, “The Impact of Wafer Back Surface Finish on Chip Strength,” IEEE/IRPS.
2. Landesberger, C., Klink, G., Schwinn, G., and Aschenbrenner, R., 2001, “New Dicing and Thinning Concept Improves Mechanical Reliability of Ultra Thin Silicon,” 2001 Int’l Symposium on Advanced Packaging Materials.
3. Savastiouk, S., Siniaguine, O., Reche, J., and Korczynski, E., 2000, “Thru-Silicon Interconnect Technology,” 2000 IEEE/CPMT Int’l Electronics Manufacturing Technology Symposium.
4. Siniaguine, O., 1998, “Atmospheric Downstream Plasma Etching of Si Wafers,” 1998 IEEE/CPMT Int’l Electronics Manufacturing Technology Symposium.
5. Veeco Metrology Group, 1999, “WYKO Surface Profilers Technical Reference Manual,” Version 2.2.1.