A 12-bit 300-MS/s SAR ADC With Inverter-Based Preamplifier and Common-Mode-Regulation DAC in 14-nm CMOS FinFET-Reference-Cited by-同舟云学术

A 12-bit 300-MS/s SAR ADC With Inverter-Based Preamplifier and Common-Mode-Regulation DAC in 14-nm CMOS FinFET

Published:2018-11 Issue:11 Volume:53 Page:3268-3279
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Luu Danny^ORCID,Kull Lukas^ORCID,Toifl Thomas^ORCID,Menolfi Christian,Brandli Matthias,Francese Pier Andrea,Morf Thomas^ORCID,Kossel Marcel,Yueksel Hazar^ORCID,Cevrero Alessandro,Ozkaya Ilter^ORCID,Huang Qiuting

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/8515210/08450058.pdf?arnumber=8450058

Cited by 19 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 12-bit 50MS/s SAR ADC with non-binary split capacitive DAC in 40nm CMOS;IEICE Electronics Express;2024-08-25

2. Capacitor Mismatch Calibration of a 16-Bit SAR ADC Using Optimized Segmentation and Shuffling Scheme;IEEE Transactions on Circuits and Systems II: Express Briefs;2023-08

3. A 2 GHz bandwidth, 6-bit inverter-based open-loop amplifier for high-speed ADCs;2023 21st IEEE Interregional NEWCAS Conference (NEWCAS);2023-06-26

4. A High-Speed Low-Noise Comparator With Auxiliary-Inverter-Based Common Mode-Self-Regulation for Low-Supply-Voltage SAR ADCs;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2023-01

5. A 250 MS/s 65.8-dB SNDR SAR ADC With Cross-Phase Common-Mode Feedback and Reconfigurable Inverter-Based Preamplifier in 28-nm CMOS;IEEE Transactions on Circuits and Systems II: Express Briefs;2022-12