A 12-b 1-GS/s 61-dB SNDR Pipelined-SAR ADC With Inverter-Based Residual Amplifier and Tunable Harmonic-Injecting Cross-Coupled-Pair for Distortion Cancelation Achieving 6.3 fJ/conv-step-Reference-Cited by-同舟云学术

A 12-b 1-GS/s 61-dB SNDR Pipelined-SAR ADC With Inverter-Based Residual Amplifier and Tunable Harmonic-Injecting Cross-Coupled-Pair for Distortion Cancelation Achieving 6.3 fJ/conv-step

Published:2022 Issue: Volume:5 Page:194-197
ISSN:2573-9603
Container-title:IEEE Solid-State Circuits Letters
language:
Short-container-title:IEEE Solid-State Circuits Lett.

Author:

Fang Liang¹^ORCID,Fu Tao¹^ORCID,Wen Xianshan¹^ORCID,Gui Ping¹^ORCID

Affiliation:

1. Department of Electrical and Computer Engineering, Southern Methodist University, Dallas, TX, USA

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/8011414/9677053/09840890.pdf?arnumber=9840890

Reference10 articles.

1. A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS

2. 16.1 A 13b 4 GS/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC;vaz;Proc IEEE Int Solid-State Circuits Conf (ISSCC),2017

3. A 9.1 ENOB 21.7 fJ/conversion-step 10b 500 MS/s single-channel pipelined SAR ADC with a current-mode fine ADC in 28nm CMOS;moon;Proc IEEE Symp VLSI Circuits (VLSIC),2017

4. 16.3 A single-channel 5.5 mW 3.3 GS/s 6b fully dynamic pipelined ADC with post-amplification residue generation;zheng;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,2020

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A PVT-Robust Open-loop Gm-Ratio ×16 Gain Residue Amplifier for >1 GS/s Pipelined ADCs;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

2. A 12-bit 1.1GS/s Pipelined-SAR ADC With Adaptive Inter-Stage Redundancy in 28 nm CMOS;IEEE Access;2024

3. A 12-bit 1.1GS/s Single-Channel Pipelined-SAR ADC with Adaptive Inter-stage Redundancy;2023 IEEE Radio Frequency Integrated Circuits Symposium (RFIC);2023-06-11