Author:
Akhter Shamim,Saini Vikas,Saini Jasmine
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. 16-bit Vedic multiplier Using Carry Skip Adder;2024 International Conference on Intelligent Systems for Cybersecurity (ISCS);2024-05-03
2. Automatic RTL Generation Tool of FPGAs for DNNs;Electronics;2022-01-28
3. High-Speed Vedic Multiplier Implementation Using Memristive and Speculative Adders;2022 International Conference on Computing, Communication and Power Technology (IC3P);2022-01
4. Implementation of high speed 64-bit MAC unit using FPGA;INTERNATIONAL CONFERENCE ON RESEARCH IN SCIENCES, ENGINEERING & TECHNOLOGY;2022
5. Performance analysis of Vedic mathematics algorithms on re-configurable hardware platform;Sādhanā;2021-04-21