A 34MB/s-Program-Throughput 16Gb MLC NAND with All-Bitline Architecture in 56nm-Reference-Cited by-同舟云学术

A 34MB/s-Program-Throughput 16Gb MLC NAND with All-Bitline Architecture in 56nm

Published:2008-02 Issue: Volume: Page:
ISSN:
Container-title:2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers
language:
Short-container-title:

Author:

Cernea Raul,Pham Long,Moogat Farookh,Chan Siu,Le Binh,Li Yan,Tsao Shouchang,Tseng Tai-Yuan,Nguyen Khanh,Li Jason,Hu Jayson,Park Jong,Hsu Cynthia,Zhang Fanglin,Kamei Teruhiko,Nasu Hiroaki,Kliza Phil,Htoo Khin,Lutze Jeffrey,Dong Yingda,Higashitani Masaaki,Yang Junhui,Lin Hung-Szu,Sakhamuri Vamshi,Li Alan,Pan Feng,Yadala Sridhar,Taigor Subodh,Pradhan Kishan,Lan James,Chan James,Abe Takumi,Fukuda Yasuyuki,Mukai Hideo,Kawakami Koichi,Liang Connie,Ip Tommy,Chang Shu-Fen,Lakshmipathi Jaggi,Huynh Sharon,Pantelakis Dimitris,Mofidi Mehrdad,Quader Khandker

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx5/4497158/4523032/04523236.pdf?arnumber=4523236

Cited by 18 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Compact thermally stable high voltage FinFET with 40 nm tox and lateral break-down >35 V for 3D NAND flash periphery application;Japanese Journal of Applied Physics;2024-02-12

2. Pre-Emphasis Pulse Design for Reducing Bit-Line Access Time in NAND Flash Memory;Electronics;2022-06-21

3. The Fundamentals of NAND Flash Memory: Technology for tomorrow’s fourth industrial revolution;IEEE Solid-State Circuits Magazine;2022

4. Recent Progress on 3D NAND Flash Technologies;Electronics;2021-12-18

5. Adaptive Pulse Programming Scheme for Improving the Vth Distribution and Program Performance in 3D NAND Flash Memory;IEEE Journal of the Electron Devices Society;2021