A Proposal on an Optimized Device Structure With Experimental Studies on Recent Devices for the DRAM Cell Transistor-Reference-Cited by-同舟云学术

A Proposal on an Optimized Device Structure With Experimental Studies on Recent Devices for the DRAM Cell Transistor

Published:2007 Issue:12 Volume:54 Page:3325-3335
ISSN:0018-9383
Container-title:IEEE Transactions on Electron Devices
language:
Short-container-title:IEEE Trans. Electron Devices

Author:

Lee Myoung Jin,Jin Seonghoon,Baek Chang-Ki,Hong Sung-Min,Park Soo-Young,Park Hong-Hyun,Lee Sang-Don,Chung Sung-Woong,Jeong Jae-Goan,Hong Sung-Joo,Park Sung-Wook,Chung In-Young,Park Young June,Min Hong Shick

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials

Link

http://xplorestaging.ieee.org/ielx5/16/4383014/04383037.pdf?arnumber=4383037

Cited by 21 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Passing Word Line-Induced Subthreshold Leakage Reduction Using a Partial Insulator in a Buried Channel Array Transistor;IEEE Transactions on Electron Devices;2024-05

2. A novel solution to improve static and dynamic retention characteristics by enhancing hydrogen passivation with in situ LD-TEOS/TEOS dual layer;Japanese Journal of Applied Physics;2024-03-01

3. Investigation of Sub-20nm 4th generation DRAM cell transistor's parasitic resistance and scalable methodology for Sub-20nm era;2023 IEEE International Reliability Physics Symposium (IRPS);2023-03

4. Comprehensive Study of Security and Privacy of Emerging Non-Volatile Memories;Journal of Low Power Electronics and Applications;2021-09-24

5. Design of Low‐Power DRAM Cell Using Advanced FET Architectures;Electrical and Electronic Devices, Circuits, and Materials;2021-03-11