Author:
Shaikh Jahangir,Rahaman Hafizur
Cited by
15 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Charge-sensitive amplifier design for high-speed interface readout front-end ASICs;AEU - International Journal of Electronics and Communications;2024-09
2. VLSI Design for Low-power and Wide-band Programmable Frequency Divider;2023 IEEE 5th Eurasia Conference on IOT, Communication and Engineering (ECICE);2023-10-27
3. A Power-Efficient 10T D Flip-Flop with Dual Line of Four Switches using 65nm CMOS Technology;2023 20th International SoC Design Conference (ISOCC);2023-10-25
4. Design and Implementation of Low-Power and Area-Efficient Flip Flop with Redundant Pre-Charge Free Operation;2023 4th International Conference on Smart Electronics and Communication (ICOSEC);2023-09-20
5. Setup and Hold Time Analysis of D Flip-Flop based on CMOS and GNRFET;2023 IEEE 3rd International Conference on Technology, Engineering, Management for Societal impact using Marketing, Entrepreneurship and Talent (TEMSMET);2023-02-10