FPGA-NHAP: A General FPGA-Based Neuromorphic Hardware Acceleration Platform With High Speed and Low Power-Reference-Cited by-同舟云学术

FPGA-NHAP: A General FPGA-Based Neuromorphic Hardware Acceleration Platform With High Speed and Low Power

Published:2022-06 Issue:6 Volume:69 Page:2553-2566
ISSN:1549-8328
Container-title:IEEE Transactions on Circuits and Systems I: Regular Papers
language:
Short-container-title:IEEE Trans. Circuits Syst. I

Author:

Liu Yijun¹^ORCID,Chen Yuehai²^ORCID,Ye Wujian³^ORCID,Gui Yu²^ORCID

Affiliation:

1. School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China

2. School of Information Engineering, Guangdong University of Technology, Guangzhou, China

3. School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China

Funder

Special Project for Research and Development in Key areas of Guangdong Province

Guangdong Education Department

Guangdong University of Technology

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture

Link

http://xplorestaging.ieee.org/ielx7/8919/9782465/09745256.pdf?arnumber=9745256

Reference28 articles.

1. TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip

2. A 0.086-mm2 12.7-pJ/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28-nm CMOS;frenkel;IEEE Trans Biomed Circuits Syst,2019

3. Bluehive - A field-programable custom computing machine for extreme-scale real-time neural network simulation

4. Minitaur, an Event-Driven FPGA-Based Spiking Network Accelerator

5. A Low-Cost High-Speed Neuromorphic Hardware Based on Spiking Neural Network

Cited by 27 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A reconfigurable FPGA-based spiking neural network accelerator;Microelectronics Journal;2024-10

2. Real-time execution of SNN models with synaptic plasticity for handwritten digit recognition on SIMD hardware;Frontiers in Neuroscience;2024-08-06

3. A Novel NoC-based SNN Architecture with Optimized Routers;2024 Tenth International Conference on Communications and Electronics (ICCE);2024-07-31

4. High-speed, low-power, and configurable on-chip training acceleration platform for spiking neural networks;Applied Intelligence;2024-07-20

5. Signal, Power and Thermal Co-optimization Methodology for FPGA Advanced Package;2024 IEEE 74th Electronic Components and Technology Conference (ECTC);2024-05-28