An Energy Efficient STDP-Based SNN Architecture With On-Chip Learning-Reference-Cited by-同舟云学术

An Energy Efficient STDP-Based SNN Architecture With On-Chip Learning

Published:2022-12 Issue:12 Volume:69 Page:5147-5158
ISSN:1549-8328
Container-title:IEEE Transactions on Circuits and Systems I: Regular Papers
language:
Short-container-title:IEEE Trans. Circuits Syst. I

Author:

Sun Congyi¹^ORCID,Sun Haohan¹,Xu Jin¹^ORCID,Han Jianing¹,Wang Xinyuan¹,Wang Xinyu¹^ORCID,Chen Qinyu²,Fu Yuxiang³^ORCID,Li Li¹^ORCID

Affiliation:

1. School of Electronic Science and Engineering, Nanjing University, Nanjing, China

2. Institute of Neuroinformatics, University of Zurich and ETH Zurich, Zurich, Switzerland

3. School of Integrated Circuits, Nanjing University, Nanjing, China

Funder

Joint Funds of the National Natural Science Foundation of China

National Natural Science Foundation of China

Natural Science Foundation of Jiangsu Province for Youth

National Key Research and Development Program of China

National Science and Technology Major Project

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture

Link

http://xplorestaging.ieee.org/ielx7/8919/9985434/09888976.pdf?arnumber=9888976

Reference36 articles.

1. A 0.086-mm²12.7-pJ/SOP 64k-synapse 256-neuron online-learning digital spiking neuromorphic processor in 28 nm CMOS;frenkel;IEEE Trans Biomed Circuits Syst,2019

2. A 67.5 ?J/prediction accelerator for spiking neural networks in image segmentation;chen;IEEE Trans Circuits Syst II Exp Briefs,2022

3. An ASIC Design of a Novel Pipelined and Parallel Sorting Accelerator for a Multiprocessor-on-a-Chip

4. Minimizing communication in the bitonic sort

5. Origami: A 803-GOp/s/W Convolutional Network Accelerator

Cited by 14 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Biologically inspired tonic and bursting LIF neuron model for spiking neural network: a CMOS implementation;Microsystem Technologies;2024-09-10

2. PAICORE: A 1.9-Million-Neuron 5.181-TSOPS/W Digital Neuromorphic Processor With Unified SNN-ANN and On-Chip Learning Paradigm;IEEE Journal of Solid-State Circuits;2024

3. A Dynamic Vision Sensor Object Recognition Model Based on Trainable Event-Driven Convolution and Spiking Attention Mechanism;2024

4. C-DNN V2: Complementary Deep-Neural-Network Processor With Full-Adder/OR-Based Reduction Tree and Reconfigurable Spatial Weight Reuse;IEEE Journal on Emerging and Selected Topics in Circuits and Systems;2023-12

5. An Efficient Neuromorphic Implementation of Temporal Coding-Based On-Chip STDP Learning;IEEE Transactions on Circuits and Systems II: Express Briefs;2023-11