Author:
Ansaloni Giovanni,Tanimura Kazuyuki,Pozzi Laura,Dutt Nikil
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
21 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Data Flow Graph Partitioning Method for CGRA Temporal Mapping Based on Bayesian Optimization;2024 Conference of Science and Technology for Integrated Circuits (CSTIC);2024-03-17
2. An Area-Efficient Coarse-Grained Reconfigurable Array Design for Approximate Computing;2023 IEEE 16th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC);2023-12-18
3. Reuse-Aware Partitioning of Dataflow Graphs on a Tightly-Coupled CGRA;2022 IEEE Intl Conf on Parallel & Distributed Processing with Applications, Big Data & Cloud Computing, Sustainable Computing & Communications, Social Computing & Networking (ISPA/BDCloud/SocialCom/SustainCom);2022-12
4. An Architecture- Independent CGRA Compiler enabling OpenMP Applications;2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW);2022-05
5. Mapping-Aware Kernel Partitioning Method for CGRAs Assisted by Deep Learning;IEEE Transactions on Parallel and Distributed Systems;2022-05-01