Author:
Haoxing Ren ,Pan D.Z.,Kung D.S.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software
Cited by
14 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. A Data-Driven, Congestion-Aware and Open-Source Timing-Driven FPGA Placer Accelerated by GPUs;2024 IEEE 32nd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM);2024-05-05
2. Calibration-Based Differentiable Timing Optimization in Non-linear Global Placement;Proceedings of the 2024 International Symposium on Physical Design;2024-03-12
3. Physical Implementation;FPGA EDA;2024
4. Timing Closure;VLSI Physical Design: From Graph Partitioning to Timing Closure;2022
5. Clock-Tree-Aware Incremental Timing-Driven Placement;ACM Transactions on Design Automation of Electronic Systems;2016-07-26