A Pseudo-Virtual Ground Feedforwarding Technique Enabling Linearization and Higher Order Noise Shaping in VCO-Based ΔΣ Modulators-Reference-Cited by-同舟云学术

A Pseudo-Virtual Ground Feedforwarding Technique Enabling Linearization and Higher Order Noise Shaping in VCO-Based ΔΣ Modulators

Published:2022-12 Issue:12 Volume:57 Page:3746-3756
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Pochet Corentin¹^ORCID,Hall Drew A.¹^ORCID

Affiliation:

1. Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA, USA

Funder

Synic

Korea Electronics Technology Institute

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/9962295/09931482.pdf?arnumber=9931482

Reference38 articles.

1. A 0.7 V 17 fJ/step-FOMW 178.1 dB-FOMSNDR 10 kHz-BW 560 mVPP true-ExG biopotential acquisition system with parasitic-insensitive 421M? input impedance in 0.18 ? m CMOS;lee;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,0

2. A 400 mV?? 92.3 dB-SNDR 1 kHz-BW 2??-order VCO-based ExG-to-digital front-end using a multiphase gated-inverted ring-oscillator quantizer;pochet;IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers,0

3. Highly Digital Second-Order $\Delta\Sigma$ VCO ADC

4. A 15.2-ENOB 5-kHz BW 4.5- $\mu$ W Chopped CT $\Delta\Sigma$ -ADC for Artifact-Tolerant Neural Recording Front Ends

5. Wideband low-distortion delta-sigma ADC topology

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Model & Design Methodology for Dead Time Linearised Current Controlled Ring Oscillator ADCs;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-09

2. Automatic Tuning of Negative-R Circuit for High-Performance 95-dB DR 5-kHz Bandwidth Continuous-Time Delta-Sigma Modulator;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-06

3. A Wide-Dynamic-Range, DC-Coupled, Time-Based Neural-Recording IC With Optimized CCO Frequency;IEEE Access;2024

4. A 2.2μW PWM-Based Time-Domain Sensor Interface With 540mVpp Input Signal Range, 81.6dB SNDR and 80MΩ Input Impedance;IEEE Transactions on Circuits and Systems II: Express Briefs;2024

5. Oversampling ADC: A Review of Recent Design Trends;IEEE Access;2024