NeuralTree: A 256-Channel 0.227-μJ/Class Versatile Neural Activity Classification and Closed-Loop Neuromodulation SoC-Reference-Cited by-同舟云学术

NeuralTree: A 256-Channel 0.227-μJ/Class Versatile Neural Activity Classification and Closed-Loop Neuromodulation SoC

Published:2022-11 Issue:11 Volume:57 Page:3243-3257
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Shin Uisub¹^ORCID,Ding Cong²,Zhu Bingzhao¹^ORCID,Vyza Yashwanth²,Trouillet Alix²,Revol Emilie C. M.²^ORCID,Lacour Stephanie P.²,Shoaran Mahsa²^ORCID

Affiliation:

1. Institute of Electrical and Micro Engineering, Swiss Federal Institute of Technology in Lausanne (EPFL), Geneva, Switzerland

2. Institute of Electrical and Micro Engineering and Center for Neuroprosthetics, Swiss Federal Institute of Technology in Lausanne (EPFL), Geneva, Switzerland

Funder

National Institute of Mental Health

Swiss State Secretariat for Education, Research and Innovation

Swiss Federal Institute of Technology in Lausanne

Cornell University

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/9926114/09905664.pdf?arnumber=9905664

Reference71 articles.

1. PhysioBank, PhysioToolkit, and PhysioNet

2. Pentylenetetrazol-induced seizures in rats: an ontogenetic study

3. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure

4. Single-chip microelectronic system to interface with living cells

5. A Minimally Invasive 64-Channel Wireless μECoG Implant

Cited by 39 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A fully integrated charge pump with double-loop control and differentiator-based transient enhancer for neural stimulation applications;Microelectronics Journal;2024-09

2. Analysis and Design of a 10.4-ENOB 0.92–5.38-μW Event-Driven Level-Crossing ADC With Adaptive Clocking for Time-Sparse Edge Applications;IEEE Journal of Solid-State Circuits;2024-09

3. An 112-Ch Neural Signal Acquisition SoC With Full-Channel Read-Out and Processing Accelerators;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-08

4. Distributed Brain–Computer Interfacing With a Networked Multiaccelerator Architecture;IEEE Micro;2024-07

5. Neural Decoding and Feature Selection Techniques for Closed-Loop Control of Defensive Behavior;2024-06-06