Author:
Valente Giacomo,Di Mascio Tania,Pomante Luigi,Stoico Vincenzo
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Anlu NP: The Abstract Level Modeling of Network Processor for Agile Hardware Design;2024 5th International Conference on Computer Engineering and Application (ICCEA);2024-04-12
2. Statement-Level Timing Estimation for Embedded System Design Using Machine Learning Techniques;Proceedings of the ACM/SPEC International Conference on Performance Engineering;2021-04-09