A Vector Systolic Accelerator for Multi-Precision Floating-Point High-Performance Computing-Reference-Cited by-同舟云学术

A Vector Systolic Accelerator for Multi-Precision Floating-Point High-Performance Computing

Published:2022-10 Issue:10 Volume:69 Page:4123-4127
ISSN:1549-7747
Container-title:IEEE Transactions on Circuits and Systems II: Express Briefs
language:
Short-container-title:IEEE Trans. Circuits Syst. II

Author:

Li Kai¹^ORCID,Mao Wei¹^ORCID,Zhou Junzhuo¹,Li Boyu¹,Yang Zhengke¹,Yang Shuxing¹,Du Laimin¹^ORCID,Huang Sixiao¹,Yu Hao¹^ORCID

Affiliation:

1. School of Microelectronics, and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, Southern University of Science and Technology, Shenzhen, China

Funder

National Natural Science Foundation of China (NSFC) Key Program

National Key Research and Development Program of the Ministry of Science and Technology

Shenzhen Science and Technology Program

NanShanQu KeJiChuangXinJu

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/8920/9900496/09795894.pdf?arnumber=9795894

Reference20 articles.

1. A Configurable Floating-Point Multiple-Precision Processing Element for HPC and AI Converged Computing

2. Design of Power Efficient Posit Multiplier

3. Unified Posit/IEEE-754 Vector MAC Unit for Transprecision Computing

4. Leading zero anticipation and detection-a comparison of methods

5. A 1.45GHz 52-to-162GFLOPS/W variable-precision floating-point fused multiply-add unit with certainty tracking in 32nm CMOS

Cited by 9 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Hybrid Multi-tile Vector Systolic Architecture for Accelerating Convolution on FPGAs;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

2. A SIMD Dynamic Fixed Point Processing Engine for DNN Accelerators;2024 25th International Symposium on Quality Electronic Design (ISQED);2024-04-03

3. Flexible Systolic Array Platform on Virtual 2-D Multi-FPGA Plane;Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region;2024-01-18

4. A Low-Power DNN Accelerator With Mean-Error-Minimized Approximate Signed Multiplier;IEEE Open Journal of Circuits and Systems;2024

5. A Multi-Precision Floating-Point Multiplier Structure Applied to FPGA Embedded DSP;2023 6th International Conference on Artificial Intelligence and Pattern Recognition (AIPR);2023-09-22