Hardware Acceleration of a Generalized Fast 2-D Convolution Method for Deep Neural Networks-Reference-Cited by-同舟云学术

Hardware Acceleration of a Generalized Fast 2-D Convolution Method for Deep Neural Networks

Author:

Ansari Anaam^ORCID,Ogunfunmi Tokunbo^ORCID

Funder

School of Engineering, Santa Clara University, Dean Excellence in Research Award

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

General Engineering,General Materials Science,General Computer Science,Electrical and Electronic Engineering

Link

Reference49 articles.

2. Deep learning with limited numerical precision;gupta;Proc 32nd Int Conf Int Conf Mach Learn,2015

3. DSD: Regularizing deep neural networks with dense-sparse-dense training flow;han;arXiv 1607 04381,2016

4. Exploring the regularity of sparse structure in convolutional neural networks;mao;arXiv 1705 08922,2017

5. Efficient sparse-winograd convolutional neural networks;liu;arXiv 1802 06367,2018

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Multi-Stride Convolution Acceleration Algorithm for CNNs;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

5. Continuous Glucose Monitoring: A Non-Invasive Approach for Improved Daily Healthcare;2023 3rd International Conference on Electronic and Electrical Engineering and Intelligent System (ICE3IS);2023-08-09