A 10-bit, 550-fs step Digital-to-Time Converter in 28nm CMOS-Reference-Cited by-同舟云学术

登录注册会员服务联系我们

A 10-bit, 550-fs step Digital-to-Time Converter in 28nm CMOS

Published:2014-09 Issue: Volume: Page:
ISSN:
Container-title:ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)
language:
Short-container-title:

Author:

Markulic Nereo,Raczkowski Kuba,Wambacq Piet,Craninckx Jan

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/6932855/6941994/06942026.pdf?arnumber=6942026

Cited by 52 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Fractional-N Sampling PLL With a Merged Constant-Slope DTC and Sampling PD;IEEE Journal of Solid-State Circuits;2024-08

2. A 0.055 mm2 Total Area Triple-Loop Wideband Fractional-N All-Digital Phase-Locked Loop Architecture for 1.9–6.1 GHz Frequency Tuning;Electronics;2024-07-05

3. Analysis of a Split-Constant-Slope Digital-to-Time Converter Topology;2024 19th Conference on Ph.D Research in Microelectronics and Electronics (PRIME);2024-06-09

4. A 10-bit 563-fs Step Constant-Slope Digital-to-Time Converter in 40-nm CMOS With Nonlinearity Cancellation and Range Extension Techniques;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-02

5. Design of Synthesizable Digital Phase Locked Loops;IPSJ Transactions on System and LSI Design Methodology;2024

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线，采集、加工和组织学术论文而形成的新型学术文献查询和分析系统，可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容，当前同舟云学术共收录了国内外主流学术期刊6万余种，收集的期刊论文及会议论文总量共计约1.5亿篇，并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询！咨询电话：010-8811{复制后删除}0370

www.globalauthorid.com

TOP