Author:
Sato H.,Wada T.,Ohbayashi S.,Kozaru K.,Okamoto Y.,Higashide Y.,Shimizu T.,Maki Y.,Morimoto R.,Otoi H.,Koga T.,Honda H.,Taniguchi M.,Arita Y.,Shiomi T.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
14 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. 3-Stage Pipelined Hierarchical SRAMs with Burst Mode Read in 65nm LSTP CMOS;2022 IEEE International Symposium on Circuits and Systems (ISCAS);2022-05-28
2. Radiation-Induced Soft Errors;VLSI Design and Test for Systems Dependability;2018-07-21
3. References;Memory Systems;2008
4. A new type of SRAM using DRAM technology;Electronics and Communications in Japan (Part II: Electronics);2007
5. A 16M SRAM with improved characteristics using DRAM technology;2005 IEEE Asian Solid-State Circuits Conference;2005-11