Author:
Liang Yang ,Kewei Zhang ,Hongxia Liu ,Jin Huang ,Shitan Huang
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering,Signal Processing
Cited by
40 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A Low-footprint FFT Accelerator for a RISC-V-based Multi-core DSP in FMCW Radars;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19
2. Serial Butterflies for Non-Power-of-Two FFT Architectures in 5G and Beyond;IEEE Transactions on Circuits and Systems I: Regular Papers;2023-10
3. Novel Obfuscated Secure Architecture for Baugh Wooley Multiplier;2023 International Conference on Artificial Intelligence and Applications (ICAIA) Alliance Technology Conference (ATCON-1);2023-04-21
4. A low-power twiddle factor addressing architecture for split-radix FFT processor;Microelectronics Journal;2021-11
5. A Survey on Pipelined FFT Hardware Architectures;Journal of Signal Processing Systems;2021-07-06