Author:
Zhong Jianlong,He Bingsheng
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Signal Processing
Cited by
71 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Paella: Low-latency Model Serving with Software-defined GPU Scheduling;Proceedings of the 29th Symposium on Operating Systems Principles;2023-10-23
2. WMDRS: Workload-Aware Performance Model Based Multi-Task Dynamic-Quota Real-Time Scheduling for Neural Processing Units;2022 IEEE 28th International Conference on Parallel and Distributed Systems (ICPADS);2023-01
3. Co-Concurrency Mechanism for Multi-GPUs in Distributed Heterogeneous Environments;IEEE Transactions on Parallel and Distributed Systems;2022-12-01
4. GPUPool;Proceedings of the International Conference on Parallel Architectures and Compilation Techniques;2022-10-08
5. GPU and CPU-Based Parallel FDTD Methods for Frequency-Dependent Transmission Line Models;IEEE Letters on Electromagnetic Compatibility Practice and Applications;2022-09