1. School of Electronic Science and Engineering and the Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China (UESTC), Chengdu, China
2. Department of ECE, State Key Laboratory of Analog and Mixed-Signal VLSI and the Faculty of Science and Technology, University of Macau, zhuhai, Macau, China