RASHT: A Partially Reconfigurable Architecture for Efficient Implementation of CNNs-Reference-Cited by-同舟云学术

RASHT: A Partially Reconfigurable Architecture for Efficient Implementation of CNNs

Published:2022-07 Issue:7 Volume:30 Page:860-868
ISSN:1063-8210
Container-title:IEEE Transactions on Very Large Scale Integration (VLSI) Systems
language:
Short-container-title:IEEE Trans. VLSI Syst.

Author:

Darbani Paria¹,Rohbani Nezam²,Beitollahi Hakem¹^ORCID,Lotfi-Kamran Pejman²^ORCID

Affiliation:

1. School of Computer Engineering, Iran University of Science and Technology, Tehran, Iran

2. School of Computer Science, Institute for Research in Fundamental Sciences (IPM), Tehran, Iran

Funder

Institute for Research in Fundamental Sciences

Iran National Science Foundation

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Link

Reference39 articles.

1. Dynamic stripes: Exploiting the dynamic precision requirements of activation values in neural networks;delmas;arXiv 1706 00504,2017

2. DPRed: Making typical activation and weight values matter in deep learning computing;delmas;arXiv 1804 06732,2018

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

2. Dynamically Adaptive Accumulator for in-sensor ANN Hardware Accelerators;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

3. Review of Lightweight Deep Convolutional Neural Networks;Archives of Computational Methods in Engineering;2023-11-28