Author:
Aarthi P.M.,Dinesh A.,Janani T.,Kumar V.Ananth,Saravanan M.,Ajayan J.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Design and Implementation of 32-bit Signed Divider for VLSI Applications;2023 7th International Conference on Electronics, Communication and Aerospace Technology (ICECA);2023-11-22
2. Investigation on Power Supply Scaling Effects on the Performance of PET/NET TSPC-DATA-Flip Flops at Wide Range of Operating Temperatures;2022 IEEE 3rd International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA);2022-12-15
3. Implementation of Viterbi Decoder Architecture Based on Code Rates;2022 8th International Conference on Advanced Computing and Communication Systems (ICACCS);2022-03-25