Boolean Rewriting Strikes Back: Reconvergence-Driven Windowing Meets Resynthesis-Reference-Cited by-同舟云学术

Boolean Rewriting Strikes Back: Reconvergence-Driven Windowing Meets Resynthesis

Published:2022-01-17 Issue: Volume: Page:
ISSN:
Container-title:2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC)
language:
Short-container-title:

Author:

Riener Heinz¹,Lee Siang-Yun¹,Mishchenko Alan²,De Micheli Giovanni¹

Affiliation:

1. EPFL,Switzerland

2. UC Berkeley,USA

Funder

SNF

SRC

Publisher

IEEE

Link

Reference15 articles.

2. The EPFL logic synthesis libraries;soeken;ArXiv,2019

3. ABC: An academic industrial-strength verification tool;brayton;Computer Aided Verification 22nd In ternational Conference CAV 2010,2010

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Parallel AIG Refactoring via Conflict Breaking;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19

2. A General Framework for Efficient Logic Synthesis;2024 2nd International Symposium of Electronics Design Automation (ISEDA);2024-05-10

3. Adaptive Reconvergence-driven AIG Rewriting via Strategy Learning;2023 IEEE 41st International Conference on Computer Design (ICCD);2023-11-06

4. Heuristic Logic Resynthesis Algorithms at the Core of Peephole Optimization;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-11

5. EffiSyn: Efficient Logic Synthesis with Dynamic Scoring and Pruning;2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD);2023-10-28