Author:
Agarwal Abhinav,Ng Man Cheuk,Arvind
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
General Computer Science,Control and Systems Engineering
Cited by
14 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A high-level synthesis approach for precisely-timed, energy-efficient embedded systems;Sustainable Computing: Informatics and Systems;2022-09
2. Comparative analysis of OpenCL and RTL for sort-merge primitives on FPGA;Proceedings of the 16th International Workshop on Data Management on New Hardware;2020-06-14
3. The essence of Bluespec: a core language for rule-based hardware design;Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation;2020-06-06
4. Right-Provisioned IoT Edge Computing;Proceedings of the 2019 on Great Lakes Symposium on VLSI;2019-05-13
5. Scaling Up Modulo Scheduling for High-Level Synthesis;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2019-05