Author:
Wang A.,Chandrakasan A.P.,Kosonocky S.V.
Cited by
85 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design Of High-Density Iso-Stable Asymmetric Memory Cell With Upto 10X Reduced Leakage;2024 IEEE International Symposium on Circuits and Systems (ISCAS);2024-05-19
2. Ultra-Low Voltage Enablement for Standard Cells with Moment based LVF;2024 25th International Symposium on Quality Electronic Design (ISQED);2024-04-03
3. A New 22 nm ULPLS Architecture to Detect 70 mV Minimum Input, Suitable for IOT Applications;2023 7th International Conference on Electronics, Materials Engineering & Nano-Technology (IEMENTech);2023-12-18
4. Transistor Size Optimized Ultra-low Power NNPT and PNPT Level Converter Designs;2023 7th International Conference on Electronics, Materials Engineering & Nano-Technology (IEMENTech);2023-12-18
5. Optimum Supply Voltage for High Gain Amplifier in Telemetry Circuitry for Ultra-Low Power Implantable Cardiac Pacemaker;2023 21st IEEE Interregional NEWCAS Conference (NEWCAS);2023-06-26