HIRAC: A Hierarchical Accelerator with Sorting-based Packing for SpGEMMs in DNN Applications-Reference-Cited by-同舟云学术

HIRAC: A Hierarchical Accelerator with Sorting-based Packing for SpGEMMs in DNN Applications

Published:2023-02 Issue: Volume: Page:
ISSN:
Container-title:2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA)
language:
Short-container-title:

Author:

Shabani Hesam¹,Singh Abhishek¹,Youhana Bishoy¹,Guo Xiaochen¹

Affiliation:

1. Lehigh University,USA

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/10070856/10070923/10070977.pdf?arnumber=10070977

Reference31 articles.

1. In-Datacenter Performance Analysis of a Tensor Processing Unit

2. A detailed and flexible cycle-accurate Network-on-Chip simulator

3. CSR5

4. Packing Sparse Convolutional Neural Networks for Efficient Systolic Array Implementations: Column Combining Under Joint Optimization;kung;Proceedings of the fourth international conference on Architectural support for programming languages and operating systems - AS,2019

5. BiELL: A bisection ELLPACK-based storage format for optimizing SpMV on GPUs

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A comprehensive review of model compression techniques in machine learning;Applied Intelligence;2024-09-02

2. Sparm: A Sparse Matrix Multiplication Accelerator Supporting Multiple Dataflows;2024 IEEE 35th International Conference on Application-specific Systems, Architectures and Processors (ASAP);2024-07-24

3. Highly Efficient Load-Balanced Dataflow for SpGEMMs on Systolic Arrays;Proceedings of the Great Lakes Symposium on VLSI 2024;2024-06-12

4. SPADE: Sparse Pillar-based 3D Object Detection Accelerator for Autonomous Driving;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

5. SparGD: A Sparse GEMM Accelerator with Dynamic Dataflow;ACM Transactions on Design Automation of Electronic Systems;2024-01-15