Author:
Goto G.,Sato T.,Nakajima M.,Sukemura T.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
51 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Design of an Energy-Efficient Parity Function Circuit;2023 International Conference on Engineering and Emerging Technologies (ICEET);2023-10-27
2. Low-Power Pass-Transistor Logic-Based Full Adder and 8-Bit Multiplier;Electronics;2023-07-25
3. An Efficient Wirelength Optimization for Booth Multiplier using Silicon Vias;2023 International Conference on Networking and Communications (ICNWC);2023-04-05
4. Design a high performance and low power radix-4 booth multiplier using power reduction techniques;1ST INTERNATIONAL CONFERENCE ON ADVANCES IN SIGNAL PROCESSING, VLSI, COMMUNICATIONS AND EMBEDDED SYSTEMS: ICSVCE-2021;2021
5. Investigation on Low Power Digital Tree Multipliers;Innovations in Information and Communication Technology Series;2020-12-30