Author:
Pal Subhankar,Beaumont Jonathan,Park Dong-Hyeon,Amarnath Aporva,Feng Siying,Chakrabarti Chaitali,Kim Hun-Seok,Blaauw David,Mudge Trevor,Dreslinski Ronald
Cited by
173 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Mentor: A Memory-Efficient Sparse-dense Matrix Multiplication Accelerator Based on Column-Wise Product;ACM Transactions on Architecture and Code Optimization;2024-08-26
2. Real‐time bit‐line leakage balance circuit with four‐input low‐offset SA considering threshold voltage for SRAM stability design;International Journal of Circuit Theory and Applications;2024-08-15
3. SpDCache: Region-Based Reduction Cache for Outer-Product Sparse Matrix Kernels;2024 IEEE 35th International Conference on Application-specific Systems, Architectures and Processors (ASAP);2024-07-24
4. Sparm: A Sparse Matrix Multiplication Accelerator Supporting Multiple Dataflows;2024 IEEE 35th International Conference on Application-specific Systems, Architectures and Processors (ASAP);2024-07-24
5. NeuraChip: Accelerating GNN Computations with a Hash-based Decoupled Spatial Accelerator;2024 ACM/IEEE 51st Annual International Symposium on Computer Architecture (ISCA);2024-06-29