Affiliation:
1. Chinese Academy of Sciences
Abstract
In this paper a two-dimension BIST compression scheme is presented; the proposed scheme is utilized in order to drive down the number of deterministic vectors to achieve complete fault coverage in BIST applications. By introducing shifting compression and input reduction, vertical and horizontal compression are realized respectively to achieve two-dimension BIST compression. Experimental results show that the BIST shifting compression based on input reduction can achieve great compression rate as much as 99%. Comparisons with previously competitive presented schemes indicate that the proposed scheme provide an efficient BIST compression approach with lower storage overhead.
Publisher
Trans Tech Publications, Ltd.
Reference15 articles.
1. Semiconductor Industry Association, International Technology Roadmap for Semiconductors, 2005Edition, (2005).
2. M. Abramovici, M. Breuer, A. Friedman: Digital Systems Testing and Testable Design; New York: Computer Science Press (W. H. Freeman and Co. ), (1990).
3. L. Y. Ungar and T. Ambler, Economics of Built-in Self-Test, IEEE Design & Test of Compute, pp.70-79, (2001).
4. S. Hellebrand, S. Tarnick, J. Rajski, and B. Courtois, Generation of Vector Patterns through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers, International Test Conference 1992 : Proceedings, pp.120-129, (1992).
5. S. Hellebrand, J. Rajski, S. Tarnick, S. Venkataraman, and B. Courtois, Built-in-Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers, Ieee Transactions on Computers, vol. 44, pp.223-233, Feb (1995).