Affiliation:
1. King Mongkut’s Institute of Technology Ladkrabang
2. National Electronics and Computer Center
Abstract
This paper is proposed to analyze the power loss from leakage current in p-n junctions in case of non-uniform defects. The different geometry p-n junctions have been fabricated by a standard 0.8 micron CMOS technology. The diode fabricated by the ion implantation process with two different condition. The reverse current and voltage (I-V)characteristics at varied temperature of p-n junctions have been measured. The power loss coefficient can be extracted from the leakage current versus temperature. Form the derivative of leakage current with temperature, the power loss with prediction trend curve can be obtained.
Publisher
Trans Tech Publications, Ltd.
Reference6 articles.
1. Wolf. S. and Tauber. R.N. Silicon Processing for The VLSI Era, Volume 1: Process Technology. The United States of America. Lattice Press. (1986).
2. H. Ryssel and I. Ruge, Ion Implantation, John Wiley & Sons, New York, (1986).
3. Y. Tamai, M.M. Oka, A. Nakada and T. Ohmi, influence of substrate dopant concentration on electrical properties and residual defects in pn junction formed by low-temperature post-implantation annealing, J. Appl. Phys., Vol. 87(7), pp.3488-3496, (2000).
4. W. Pengchan, T. Phetchkul and A. Poyai, Implantation-induced Defects Analysis Based on Activation Energy Diagnostics, Proceeding of the IEEE 12th International Symposium on Integrated Circuits 2009, pp.518-521, (2009).
5. W. Pengchan, T. Phetchkul and A. Poyai, Improved extraction of the local carrier generation lifetime from forward diode characteristics, Advanced Materials Research., Vol. 378-379(2012), pp.593-596.