Bootstrapped switch with improved linearity based on a negative-voltage bootstrapped capacitor-Reference-Cited by-同舟云学术

Bootstrapped switch with improved linearity based on a negative-voltage bootstrapped capacitor

Published:2021-04-10 Issue:7 Volume:18 Page:20210062-20210062
ISSN:1349-2543
Container-title:IEICE Electronics Express
language:en
Short-container-title:IEICE Electron. Express

Author:

Wei Cong¹,Wei Rongshan¹,He Minghua²

Affiliation:

1. School of Physics and Information Engineering, Fuzhou University

2. Fujian Medical University

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Subject

Electrical and Electronic Engineering,Condensed Matter Physics,Electronic, Optical and Magnetic Materials

Link

https://www.jstage.jst.go.jp/article/elex/18/7/18_18.20210062/_pdf

Reference32 articles.

1. [1] A.M. Abo and P.R. Gray: “A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter,” IEEE J. Solid-State Circuits 34 (1999) 599 (DOI: 10.1109/4.760369).

2. [2] M. Asgari and O. Hashemipour: “Body effect compensation of analog switches using variable voltage function,” IEICE Electron. Express 8 (2011) 189 (DOI: 10.1587/elex.8.189).

3. [3] S.-E. Hsieh and C.-C. Hsieh: “A 0.44-fJ/conversion-step 11-bit 600-kS/s SAR ADC with semi-resting DAC,” IEEE J. Solid-State Circuits 53 (2018) 2595 (DOI: 10.1109/JSSC.2018.2847306).

4. [4] S. Sen, et al.: “A distortion reduction technique for bootstrapped-gate MOS sample-and-hold circuits using body-effect compensation,” IEEE Faible Tension Faible Consommation (2014) 1 (DOI: 10.1109/FTFC.2014.6828613).

5. [5] C.-C. Liu, et al.: “A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure,” IEEE J. Solid-State Circuits 45 (2010) 731 (DOI: 10.1109/JSSC.2010.2042254).

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 10-bit 40MS/s SAR ADC with a low-noise low-offset dynamic comparator and a high-linearity sampling switch;IEICE Electronics Express;2024-06-25

2. A 10-bit 40 MS/s SAR ADC With a Low-Noise Low-Offset Dynamic Comparator and a High-Linearity Sampling Switch;IEICE ELECTRON EXPR;2024

3. A complementary high linearity bootstrap switch based on negative voltage bootstrap capacitor;Microelectronics Journal;2023-03

4. Improved Complementary Bootstrap Switch Based on Negative Voltage Bootstrap Capacitance;2022 IEEE 16th International Conference on Solid-State & Integrated Circuit Technology (ICSICT);2022-10-25

5. Analysis and Design of High Performance Analog Switch Circuit Based on 0.25 μm BCD Process;Circuits, Systems, and Signal Processing;2022-10-21